SYNDefinition and Validation of Timing Constraints Logic Synthesis Design For Test UPF-based Low Power Design Logical equivalence checks
| P&RFloorplan and Clock Tree Synthesis Analyze and Optimize Power/Performance/Area Place and Route DRC/ERC/LVS/ANT Check Function ECO & Timing ECO
|
